Xilinx PlanAhead v9.1.5 Crack/Serial/KeygenPlanAhead™ delivers a faster, more efficient FPGA design solution to help find and fix problems early, enabling you to achieve your performance goals.PlanAhead streamlines the design step between synthesis and place & route — hierarchical floorplanning— commonly used by ASIC designers. The result is significant reductions in both the number and the length of design iterations. This methodology allows designers to divide a larger design up into smaller, more manageable blocks and focus efforts toward optimization of each module, improving performance and quality of the entire design. PlanAhead was selected as the winner of the DesignCon 2007 DesignVision award in the category of “Structured/Platform ASIC, FPGA, and PLD Design Tools” among a record number of competing products and technologies by independent industry experts representing the International Engineering Consortium (IEC). The DesignVision Awards program recognizes new technologies, applications, products and services judged to be the most unique and beneficial to the industry. Introducing PinAhead Technology PlanAhead 9.1i includes new PinAhead Technology to help users better deal with the complexities of pin assignments. PinAhead offers an environment for fully automatic or semi-automated assignment of I/O ports to physical Package Pins. Using PinAhead, FPGA designers can assign interface I/O groups to I/O pins simply by dragging them into a graphical representation of their FPGA. PinAhead provides DRC and WASSO compliant I/O assignment, simplifying the cumbersome process of I/O management. Unmatched Performance In a recent series of benchmarks, PlanAhead demonstrated an average of 24% faster performance than competing solutions. For more complex, multi-clock designs, the gain jumps to over 50%. This performance edge can reduce project costs with a two speed-grade advantage. Block-Based, Incremental Design PlanAhead provides hierarchical, block-based, modular and incremental design methodologies, enabling designers to change only part of the design, leaving placement of the rest intact, thereby shortening design iterations. It helps you consistently maintain the required performance, even while making frequent changes. Powerful Ease-of-Use PlanAhead delivers an intuitive environment providing schematic, floorplan, or device views of your design. You can define and refine the hierarchy of your design for better results and more efficient use of resources to achieve optimal performance and greater utilization. Key Features * PinAhead - PinAhead provides fully automatic or semi-automated assignment of I/O ports to physical package pins. * ExploreAhead - ExploreAhead, integrated within PlanAhead, is an implementation exploration tool. By managing multiple implementation runs, ExploreAhead allows the user to execute multiple implementation runs based on strategies they’ve defined or predefined strategies shipped as factory defaults. * Signal Integrity - PlanAhead provides functionality to check limits for Weighted Average SSO (WASSO) analysis. This allows designers to more easily limit the amount of ground bounce present immediately at the output of the FPGA and prevent corruption of the operation of other devices driven by the FPGA. * Partial Reconfiguration - PlanAhead simplifies the powerful, yet complex, design flow for partial reconfiguration. Partial reconfiguration is a unique method of changing a dynamic portion of a design while the static portion continues to operate. Partial reconfiguration allows you to reduce the size, weight, cost and power of your design. Users interested in exploring the benefits of Partial Reconfiguration are encouraged to contact their local Xilinx FAE. * TimeAhead - TimeAhead is a flexible timing analyzer integrated into PlanAhead. It allows you to estimate route delays before running place and route. Using the PlanAhead block-based approach, the accuracy of timing estimates will improve as blocks in the design are implemented through place and route. HomePage
Xilinx.PlanAhead.v9.1.5-Lz0
Link checked on Thu Jun 21, 2007 9:00 pm [Texas Homie™] |
|||||